


# HYS64D64020[H/G]DL-5-B HYS64D64020[H/G]DL-6-B

200-Pin Small Outline Dual-In-Line Memory Modules  
SO-DIMM  
DDR SDRAM



Memory Products



Never stop thinking.

**Edition 2004-05**

**Published by Infineon Technologies AG,  
St.-Martin-Strasse 53,  
81669 München, Germany**

**© Infineon Technologies AG 2004.  
All Rights Reserved.**

**Attention please!**

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

**Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

**Warnings**

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

HYS64D64020[H/G]DL-5-B

HYS64D64020[H/G]DL-6-B

200-Pin Small Outline Dual-In-Line Memory Modules

SO-DIMM

DDR SDRAM

Memory Products



N e v e r   s t o p   t h i n k i n g .

<b>Revision History:</b>	<b>Rev. 1.1</b>	<b>2004-05</b>
Previous Version:	Rev. 1.0	2003-03
Page	Subjects (major changes since last revision)	
17	Updated $I_{DD}$ values	
7	added Black TSOP DDR333 and DDR400	
8	editorial change	

**We Listen to Your Comments**

Any information within this document that you feel is wrong, unclear or missing at all?  
Your feedback will help us to continuously improve the quality of this document.  
Please send your proposal (including a reference to this document) to:

[techdoc.mp@infineon.com](mailto:techdoc.mp@infineon.com)



## Table of Contents

<b>1</b>	<b>Overview</b> .....	<b>6</b>
1.1	Features .....	6
1.2	Description .....	6
<b>2</b>	<b>Pin Configuration</b> .....	<b>8</b>
<b>3</b>	<b>Electrical Characteristics</b> .....	<b>14</b>
3.1	Operating Conditions .....	14
3.2	Current Specification and Conditions .....	16
3.3	AC Characteristics .....	18
<b>4</b>	<b>SPD Contents</b> .....	<b>21</b>
<b>5</b>	<b>Package Outlines</b> .....	<b>26</b>

## 1 Overview

### 1.1 Features

- Non-parity 200-Pin Small Outline Dual-In-Line Memory Modules
- Two ranks 64M × 64 organization
- JEDEC standard Double Data Rate Synchronous DRAMs (DDR SDRAM)
- Single +2.5 V (± 0.2 V) power supply and +2.6 V (± 0.1 V) for DDR400
- Built with 512 Mbit DDR SDRAMs organised as ×16 in P-TSOPII-66 packages
- Programmable CAS Latency, Burst Length, and Wrap Sequence (Sequential & Interleave)
- Auto Refresh (CBR) and Self Refresh
- All inputs and outputs SSTL\_2 compatible
- Serial Presence Detect with E<sup>2</sup>PROM
- Jedec standard form factor: 67.60 mm × 31.75 mm × 3.80 mm
- Jedec standard reference layout Raw Cards A
- DDR400 speed grade supported
- Gold plated contacts


**Table 1 Performance**

Part Number Speed Code			-5	-6	Unit
Speed Grade	Component		DDR400B	DDR333B	—
	Module		PC3200-3033	PC2700-2533	—
max. Clock Frequency	@CL3	$f_{CK3}$	200	166	MHz
	@CL2.5	$f_{CK2.5}$	166	166	MHz
	@CL2	$f_{CK2}$	133	133	MHz

### 1.2 Description

The HYS64D64020[H/G]DL-5-B and HYS64D64020[H/G]DL-6-B are industry standard 200-Pin Small Outline Dual-In-Line Memory Modules (SO-DIMMs) organized as 64M × 64. The memory array is designed with Double Data Rate Synchronous DRAMs (DDR SDRAM). A variety of decoupling capacitors are mounted on the PC board. The DIMMs feature serial presence detect based on a serial E<sup>2</sup>PROM device using the 2-pin I<sup>2</sup>C protocol. The first 128 bytes are programmed with configuration data and the second 128 bytes are available to the customer.

**Table 2 Ordering Information**

Type	Compliance Code	Description	SDRAM Technology
<b>PC3200 (CL=3.0)</b>			
HYS64D64020GDL-5-B	PC32100S-3033-1-A1	two ranks 512MB SO-DIMM	512 MB (×16)
<b>PC2700 (CL=2.5)</b>			
HYS64D64020GDL-6-B	PC2700S-2533-0-A1	two ranks 512MB SO-DIMM	512 MB(×16)
<b>PC3200 (CL=3.0)</b>			
			
HYS64D64020HDL-5-B	PC32100S-3033-1-A1	two ranks 512MB SO-DIMM	512 MB (×16)
<b>PC2700 (CL=2.5)</b>			
HYS64D64020HDL-6-B	PC2700S-2533-0-A1	two ranks 512MB SO-DIMM	512 MB(×16)

**Notes**

1. All part numbers end with a place code designating the silicon-die revision. Reference information available on request. Example: HYS64D64020[H/G]DL-5-B, indicating rev. B dies are used for SDRAM components.
2. The Compliance Code is printed on the module labels describing the speed sort (for example "PC2700"), the latencies and SPD code definition (for example "2033-0" means CAS latency of 2.0 clocks, RCD<sup>1)</sup> latency of 3 clocks, Row Precharge latency of 3 clocks, and JEDEC SPD code definition version 0), and the Row Card used for this module.

1) RCD: Row-Column-Delay

## 2 Pin Configuration

The pin configuration of the Unbuffered Small Outline DDR SDRAM DIMM is listed by function in **Table 3** (184 pins). The abbreviations used in columns Pin and Buffer Type are explained in **Table 4** and **Table 5** respectively. The pin numbering is depicted in **Figure 1**.

**Table 3 Pin Configuration of SO-DIMM**

Pin#	Name	Pin Type	Buffer Type	Function
<b>Clock Signals</b>				
35	CK0	I	SSTL	<b>Clock Signal</b>
160	CK1	I	SSTL	<b>Clock Signal</b>
89	CK2	I	SSTL	<b>Clock Signal</b> <i>Note: ECC type module</i>
	NC	NC	–	<i>Note: non-ECC type module</i>
37	$\overline{\text{CK0}}$	I	SSTL	<b>Complement Clock</b>
158	$\overline{\text{CK1}}$	I	SSTL	<b>Complement Clock</b>
91	$\overline{\text{CK2}}$	I	SSTL	<b>Complement Clock</b> <i>Note: ECC type module</i>
	NC	NC	–	<i>Note: non-ECC type module</i>
96	CKE0	I	SSTL	<b>Clock Enable Rank 0</b>
95	CKE1	I	SSTL	<b>Clock Enable Rank 1</b> <i>Note: 2-rank module</i>
	NC	NC	–	<i>Note: 1-rank module</i>
<b>Control Signals</b>				
121	$\overline{\text{S0}}$	I	SSTL	<b>Chip Select Rank 0</b>
122	$\overline{\text{S1}}$	I	SSTL	<b>Chip Select Rank 1</b> <i>Note: 2-ranks module</i>
	NC	NC	–	<i>Note: 1-rank module</i>
118	$\overline{\text{RAS}}$	I	SSTL	<b>Row Address Strobe</b>
120	$\overline{\text{CAS}}$	I	SSTL	<b>Column Address Strobe</b>
119	$\overline{\text{WE}}$	I	SSTL	<b>Write Enable</b>
<b>Address Signals</b>				
117	BA0	I	SSTL	<b>Bank Address Bus 1:0</b>
116	BA1	I	SSTL	

**Table 3 Pin Configuration of SO-DIMM (cont'd)**

Pin#	Name	Pin Type	Buffer Type	Function
112	A0	I	SSTL	<b>Address Bus 11:0</b>
111	A1	I	SSTL	
110	A2	I	SSTL	
109	A3	I	SSTL	
108	A4	I	SSTL	
107	A5	I	SSTL	
106	A6	I	SSTL	
105	A7	I	SSTL	
102	A8	I	SSTL	
101	A9	I	SSTL	
115	A10	I	SSTL	
	AP	I	SSTL	
100	A11	I	SSTL	
99	A12	I	SSTL	<b>Address Signal 12</b> <i>Note: Module based on 256 Mbit or larger dies</i>
	NC	NC	–	<i>Note: 128 Mbit based module</i>
123	A13	I	SSTL	<b>Address Signal 13</b> <i>Note: 1 Gbit based module</i>
	NC	NC	–	<i>Note: Module based on 512 Mbit or smaller dies</i>
<b>Data Signals</b>				
5	DQ0	I/O	SSTL	<b>Data Bus 63:0</b>
7	DQ1	I/O	SSTL	
13	DQ2	I/O	SSTL	
17	DQ3	I/O	SSTL	
6	DQ4	I/O	SSTL	
8	DQ5	I/O	SSTL	
14	DQ6	I/O	SSTL	
18	DQ7	I/O	SSTL	
19	DQ8	I/O	SSTL	
23	DQ9	I/O	SSTL	
29	DQ10	I/O	SSTL	
31	DQ11	I/O	SSTL	
20	DQ12	I/O	SSTL	
24	DQ13	I/O	SSTL	



Pin Configuration

**Table 3 Pin Configuration of SO-DIMM (cont'd)**

Pin#	Name	Pin Type	Buffer Type	Function
30	DQ14	I/O	SSTL	<b>Data Bus 63:0</b>
32	DQ15	I/O	SSTL	
41	DQ16	I/O	SSTL	
43	DQ17	I/O	SSTL	
49	DQ18	I/O	SSTL	
53	DQ19	I/O	SSTL	
42	DQ20	I/O	SSTL	
44	DQ21	I/O	SSTL	
50	DQ22	I/O	SSTL	
54	DQ23	I/O	SSTL	
55	DQ24	I/O	SSTL	
59	DQ25	I/O	SSTL	
65	DQ26	I/O	SSTL	
67	DQ27	I/O	SSTL	
56	DQ28	I/O	SSTL	
60	DQ29	I/O	SSTL	
66	DQ30	I/O	SSTL	
68	DQ31	I/O	SSTL	
127	DQ32	I/O	SSTL	
129	DQ33	I/O	SSTL	
135	DQ34	I/O	SSTL	
139	DQ35	I/O	SSTL	
128	DQ36	I/O	SSTL	
130	DQ37	I/O	SSTL	
136	DQ38	I/O	SSTL	
140	DQ39	I/O	SSTL	
141	DQ40	I/O	SSTL	
145	DQ41	I/O	SSTL	
151	DQ42	I/O	SSTL	
153	DQ43	I/O	SSTL	
142	DQ44	I/O	SSTL	
146	DQ45	I/O	SSTL	
152	DQ46	I/O	SSTL	
154	DQ47	I/O	SSTL	
163	DQ48	I/O	SSTL	
165	DQ49	I/O	SSTL	
171	DQ50	I/O	SSTL	
175	DQ51	I/O	SSTL	
164	DQ52	I/O	SSTL	
166	DQ53	I/O	SSTL	

**Table 3 Pin Configuration of SO-DIMM (cont'd)**

Pin#	Name	Pin Type	Buffer Type	Function
172	DQ54	I/O	SSTL	<b>Data Bus 63:0</b>
176	DQ55	I/O	SSTL	
177	DQ56	I/O	SSTL	
181	DQ57	I/O	SSTL	
187	DQ58	I/O	SSTL	
189	DQ59	I/O	SSTL	
178	DQ60	I/O	SSTL	
182	DQ61	I/O	SSTL	
188	DQ62	I/O	SSTL	
190	DQ63	I/O	SSTL	
71	CB0	I/O	SSTL	
	NC	NC	–	<i>Note: Non-ECC module</i>
73	CB1	I/O	SSTL	<b>Check Bit 1</b> <i>Note: ECC module type</i>
	NC	NC	–	<i>Note: Non-ECC module</i>
79	CB2	I/O	SSTL	<b>Check Bit 2</b> <i>Note: ECC module type</i>
	NC	NC	–	<i>Note: Non-ECC module</i>
83	CB3	I/O	SSTL	<b>Check Bit 3</b> <i>Note: ECC module type</i>
	NC	NC	–	<i>Note: Non-ECC module</i>
72	CB4	I/O	SSTL	<b>Check Bit 4</b> <i>Note: ECC module type</i>
	NC	NC	–	<i>Note: Non-ECC module</i>
74	CB5	I/O	SSTL	<b>Check Bit 5</b> <i>Note: ECC module type</i>
	NC	NC	–	<i>Note: Non-ECC module</i>

Pin Configuration

**Table 3 Pin Configuration of SO-DIMM (cont'd)**

Pin#	Name	Pin Type	Buffer Type	Function
80	CB6	I/O	SSTL	<b>Check Bit 6</b> <i>Note: ECC module type</i>
	NC	NC	–	<i>Note: Non-ECC module</i>
84	CB7	I/O	SSTL	<b>Check Bit 7</b> <i>Note: ECC module type</i>
	NC	NC	–	<i>Note: Non-ECC module</i>
11	DQS0	I/O	SSTL	<b>Data Strobes 7:0</b> <i>Note: See block diagram for corresponding DQ signals</i>
25	DQS1	I/O	SSTL	
47	DQS2	I/O	SSTL	
61	DQS3	I/O	SSTL	
133	DQS4	I/O	SSTL	
147	DQS5	I/O	SSTL	
169	DQS6	I/O	SSTL	
183	DQS7	I/O	SSTL	<b>Data Strobe 8</b> <i>Note: ECC module type</i>
77	DQS8	I/O	SSTL	
	NC	NC	–	<i>Note: Non-ECC module</i>
12	DM0	I	SSTL	<b>Data Mask 7:0</b>
26	DM1	I	SSTL	
48	DM2	I	SSTL	
62	DM3	I	SSTL	
134	DM4	I	SSTL	
148	DM5	I	SSTL	
170	DM6	I	SSTL	
184	DM7	I	SSTL	<b>Data Mask 8</b> <i>Note: ECC module type</i>
78	DM8	I	SSTL	
	NC	NC	–	<i>Note: Non-ECC module</i>
<b>EEPROM</b>				
195	SCL	I	CMOS	<b>Serial Bus Clock</b>
193	SDA	I/O	OD	<b>Serial Bus Data</b>
194	SA0	I	CMOS	<b>Slave Address Select Bus 2:0</b>
196	SA1	I	CMOS	
198	SA2	I	CMOS	

**Table 3 Pin Configuration of SO-DIMM (cont'd)**

Pin#	Name	Pin Type	Buffer Type	Function
<b>Power Supplies</b>				
1,2	V <sub>REF</sub>	AI	–	<b>I/O Reference Voltage</b>
197	V <sub>DDSPD</sub>	PWR	–	<b>EEPROM Power Supply</b>
9,10, 21, 22, 33, 34, 36, 45, 46, 57, 58, 69, 70, 81, 82, 92, 93, 94, 113, 114, 131, 132, 143, 144, 155, 156, 157, 167, 168, 179, 180, 191, 192	V <sub>DD</sub>	PWR	–	<b>Power Supply</b>

Pin Configuration

**Table 3 Pin Configuration of SO-DIMM (cont'd)**

Pin#	Name	Pin Type	Buffer Type	Function
3,4, 15, 16, 27, 28, 38, 39, 40, 51, 52, 63, 64, 75, 76, 87, 88, 90, 103, 104, 125, 126, 137, 138, 149, 150, 159, 161, 162, 173, 174, 185, 186	V <sub>SS</sub>	GND	–	Ground Plane

**Other Pins**

199	V <sub>DDID</sub>	O	OD	<b>V<sub>DD</sub> Identification</b> <i>Note: Pin in tristate, indicating V<sub>DD</sub> and V<sub>DDQ</sub> nets connected on PCB</i>
-----	-------------------	---	----	---

**Table 3 Pin Configuration of SO-DIMM (cont'd)**

Pin#	Name	Pin Type	Buffer Type	Function
85, 86, 97, 98, 124, 200	NC	NC	–	<b>Not connected</b> <i>Note: Pins not connected on Infineon SO DIMMs</i>


**Table 4 Abbreviations for Pin Type**

Abbreviation	Description
I	Standard input-only pin. Digital levels.
O	Output. Digital levels.
I/O	I/O is a bidirectional input/output signal.
AI	Input. Analog levels.
PWR	Power
GND	Ground
NC	Not Connected

**Table 5 Abbreviations for Buffer Type**

Abbreviation	Description
SSTL	Serial Stub Terminated Logic (SSTL2)
LV-CMOS	Low Voltage CMOS
CMOS	CMOS Levels
OD	Open Drain. The corresponding pin has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR.

**Pin Configuration**




MPPD0040

**Figure 1 Pin Configuration Diagram 200-Pin SO-DIMM**

**Table 6 Address Format**

Density	Organization	Memory Ranks	SDRAMs	# of SDRAMs	# of row/bank/ columns bits	Refresh	Period	Interval
512MB	64M × 64	2	32M × 16	8	13/2/10	8K	64 ms	7.8 μs

**Pin Configuration**



**Figure 2 Block Diagram Raw Card A x64 2 Ranks x16**

Note:

1.  $V_{DD} = V_{DDQ}$ , therefore  $V_{DDID}$  strap open
2. DQ, DQS, DM resistors are  $22 \Omega \pm 5\%$

### 3 Electrical Characteristics

#### 3.1 Operating Conditions

**Table 7 Absolute Maximum Ratings**

Parameter	Symbol	Values			Unit	Note/ Test Condition
		min.	typ.	max.		
Voltage on I/O pins relative to $V_{SS}$	$V_{IN}, V_{OUT}$	-0.5	-	$V_{DDQ} + 0.5$	V	-
Voltage on inputs relative to $V_{SS}$	$V_{IN}$	-1	-	+3.6	V	-
Voltage on $V_{DD}$ supply relative to $V_{SS}$	$V_{DD}$	-1	-	+3.6	V	-
Voltage on $V_{DDQ}$ supply relative to $V_{SS}$	$V_{DDQ}$	-1	-	+3.6	V	-
Operating temperature (ambient)	$T_A$	0	-	+70	°C	-
Storage temperature (plastic)	$T_{STG}$	-55	-	+150	°C	-
Power dissipation (per SDRAM component)	$P_D$	-	1	-	W	-
Short circuit output current	$I_{OUT}$	-	50	-	mA	-

**Attention: Permanent damage to the device may occur if “Absolute Maximum Ratings” are exceeded. This is a stress rating only, and functional operation should be restricted to recommended operation conditions. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability and exceeding only one of the values may cause irreversible damage to the integrated circuit.**

**Table 8 Electrical Characteristics and DC Operating Conditions**

Parameter	Symbol	Values			Unit	Note/Test Condition <sup>1)</sup>
		Min.	Typ.	Max.		
Device Supply Voltage	$V_{DD}$	2.3	2.5	2.7	V	$f_{CK} \leq 166$ MHz
Device Supply Voltage	$V_{DD}$	2.5	2.6	2.7	V	$f_{CK} > 166$ MHz <sup>2)</sup>
Output Supply Voltage	$V_{DDQ}$	2.3	2.5	2.7	V	$f_{CK} \leq 166$ MHz <sup>3)</sup>
Output Supply Voltage	$V_{DDQ}$	2.5	2.6	2.7	V	$f_{CK} > 166$ MHz <sup>2)3)</sup>
EEPROM supply voltage	$V_{DDSPD}$	2.3	2.5	3.6	V	—
Supply Voltage, I/O Supply Voltage	$V_{SS}, V_{SSQ}$	0		0	V	—
Input Reference Voltage	$V_{REF}$	$0.49 \times V_{DDQ}$	$0.5 \times V_{DDQ}$	$0.51 \times V_{DDQ}$	V	<sup>4)</sup>
I/O Termination Voltage (System)	$V_{TT}$	$V_{REF} - 0.04$		$V_{REF} + 0.04$	V	<sup>5)</sup>
Input High (Logic1) Voltage	$V_{IH(DC)}$	$V_{REF} + 0.15$		$V_{DDQ} + 0.3$	V	<sup>8)</sup>
Input Low (Logic0) Voltage	$V_{IL(DC)}$	-0.3		$V_{REF} - 0.15$	V	<sup>8)</sup>
Input Voltage Level, CK and $\overline{CK}$ Inputs	$V_{IN(DC)}$	-0.3		$V_{DDQ} + 0.3$	V	<sup>8)</sup>
Input Differential Voltage, CK and $\overline{CK}$ Inputs	$V_{ID(DC)}$	0.36		$V_{DDQ} + 0.6$	V	<sup>8)6)</sup>
VI-Matching Pull-up Current to Pull-down Current	$V_{I\text{Ratio}}$	0.71		1.4	—	<sup>7)</sup>

Electrical Characteristics

Table 8 Electrical Characteristics and DC Operating Conditions (cont'd)

Parameter	Symbol	Values			Unit	Note/Test Condition <sup>1)</sup>
		Min.	Typ.	Max.		
Input Leakage Current	$I_I$	-2		2	$\mu\text{A}$	Any input $0\text{ V} \leq V_{IN} \leq V_{DD}$ ; All other pins not under test = $0\text{ V}$ <sup>8)9)</sup>
Output Leakage Current	$I_{OZ}$	-5		5	$\mu\text{A}$	DQs are disabled; $0\text{ V} \leq V_{OUT} \leq V_{DDQ}$ <sup>8)</sup>
Output High Current, Normal Strength Driver	$I_{OH}$	—		-16.2	mA	$V_{OUT} = 1.95\text{ V}$ <sup>8)</sup>
Output Low Current, Normal Strength Driver	$I_{OL}$	16.2		—	mA	$V_{OUT} = 0.35\text{ V}$ <sup>8)</sup>

1)  $0\text{ }^\circ\text{C} \leq T_A \leq 70\text{ }^\circ\text{C}$

2) DDR400 conditions apply for all clock frequencies above 166 MHz

3) Under all conditions,  $V_{DDQ}$  must be less than or equal to  $V_{DD}$ .

4) Peak to peak AC noise on  $V_{REF}$  may not exceed  $\pm 2\%$   $V_{REF(DC)}$ .  $V_{REF}$  is also expected to track noise variations in  $V_{DDQ}$ .

5)  $V_{TT}$  is not applied directly to the device.  $V_{TT}$  is a system supply for signal termination resistors, is expected to be set equal to  $V_{REF}$ , and must track variations in the DC level of  $V_{REF}$ .

6)  $V_{ID}$  is the magnitude of the difference between the input level on CK and the input level on  $\overline{CK}$ .

7) The ration of the pull-up current to the pull-down current is specified for the same temperature and voltage, over the entire temperature and voltage range, for device drain to source voltage from 0.25 to 1.0 V. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.

8) Inputs are not recognized as valid until  $V_{REF}$  stabilizes.

9) Values are shown per DDR SDRAM component

### 3.2 Current Specification and Conditions

#### $I_{DD}$ Conditions

Parameter	Symbol
<b>Operating Current 0</b> one bank; active/ precharge; DQ, DM, and DQS inputs changing once per clock cycle; address and control inputs changing once every two clock cycles.	$I_{DD0}$
<b>Operating Current 1</b> one bank; active/read/precharge; Burst Length = 4; see component data sheet.	$I_{DD1}$
<b>Precharge Power-Down Standby Current</b> all banks idle; power-down mode; $CKE \leq V_{IL,MAX}$	$I_{DD2P}$
<b>Precharge Floating Standby Current</b> $\overline{CS} \geq V_{IH,MIN}$ , all banks idle; $CKE \geq V_{IH,MIN}$ ; address and other control inputs changing once per clock cycle; $V_{IN} = V_{REF}$ for DQ, DQS and DM.	$I_{DD2N}$
<b>Precharge Quiet Standby Current</b> $\overline{CS} \geq V_{IH,MIN}$ , all banks idle; $CKE \geq V_{IH,MIN}$ ; $V_{IN} = V_{REF}$ for DQ, DQS and DM; address and other control inputs stable at $\geq V_{IH,MIN}$ or $\leq V_{IL,MAX}$ .	$I_{DD2Q}$
<b>Active Power-Down Standby Current</b> one bank active; power-down mode; $CKE \leq V_{IL,MAX}$ ; $V_{IN} = V_{REF}$ for DQ, DQS and DM.	$I_{DD3P}$
<b>Active Standby Current</b> one bank active; $\overline{CS} \geq V_{IH,MIN}$ ; $CKE \geq V_{IH,MIN}$ ; $t_{RC} = t_{RAS,MAX}$ ; DQ, DM and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle.	$I_{DD3N}$
<b>Operating Current Read</b> one bank active; Burst Length = 2; reads; continuous burst; address and control inputs changing once per clock cycle; 50% of data outputs changing on every clock edge; CL = 2 for DDR266(A), CL = 3 for DDR333 and DDR400B; $I_{OUT} = 0$ mA	$I_{DD4R}$
<b>Operating Current Write</b> one bank active; Burst Length = 2; writes; continuous burst; address and control inputs changing once per clock cycle; 50% of data outputs changing on every clock edge; CL = 2 for DDR266(A), CL = 3 for DDR333 and DDR400B	$I_{DD4W}$
<b>Auto-Refresh Current</b> $t_{RC} = t_{RFCMIN}$ , burst refresh	$I_{DD5}$
<b>Self-Refresh Current</b> $CKE \leq 0.2$ V; external clock on	$I_{DD6}$
<b>Operating Current 7</b> four bank interleaving with Burst Length = 4; see component data sheet.	$I_{DD7}$



Table 9  $I_{DD}$  Specification for HYS64D64020[H/G]DL-[5/6]-B

Product Type	HYS64D64020GDL-5-B HYS64D64020HDL-5-B		HYS64D64020GDL-6-B HYS64D64020HDL-6-B		Unit	Note <sup>1)2)</sup>
	Organization	512MB	512MB			
	×64	×64				
	2 Ranks	2 Ranks				
	-5	-6				
Symbol	Typ.	Max.	Typ.	Max.		
$I_{DD0}$	570	680	510	620	mA	3)
$I_{DD1}$	630	760	570	680	mA	3)4)
$I_{DD2P}$	20	40	20	30	mA	5)
$I_{DD2N}$	240	288	200	240	mA	5)
$I_{DD2Q}$	150	208	140	192	mA	5)
$I_{DD3P}$	100	128	90	120	mA	5)
$I_{DD3N}$	340	400	300	352	mA	5)
$I_{DD4R}$	650	780	570	676	mA	3)4)
$I_{DD4W}$	670	800	590	696	mA	3)
$I_{DD5}$	1130	1360	1010	1196	mA	3)
$I_{DD6}$	13.6	13.6	13.6	13.6	mA	5)
$I_{DD7}$	1410	1660	1250	1480	mA	3)4)

- 1) Module  $I_{DD}$  values are calculated on the basis of component  $I_{DD}$  and can be measured differently according to DQ loading capacity.
- 2) Test condition for maximum values:  $V_{DD} = 2.7 \text{ V}$ ,  $T_A = 10 \text{ °C}$
- 3) The module  $I_{DDx}$  values are calculated from the  $I_{DDx}$  values of the component data sheet as follows:  
 $m \times I_{DDx}[\text{component}] + n \times I_{DD3N}[\text{component}]$  with  $m$  and  $n$  number of components of rank 1 and 2;  $n=0$  for 1 rank modules
- 4) DQ I/O ( $I_{DDQ}$ ) currents are not included in the calculations (see note 1)
- 5) The module  $I_{DDx}$  values are calculated from the component  $I_{DDx}$  data sheet values as:  $(m + n) \times I_{DDx}[\text{component}]$

### 3.3 AC Characteristics

Table 10 AC Timing - Absolute Specifications -6/-5

Parameter	Symbol	-6		-5		Unit	Note/ Test Condition <sup>1)</sup>
		DDR333		DDR400B			
		Min.	Max.	Min.	Max.		
DQ output access time from CK/ $\overline{\text{CK}}$	$t_{AC}$	-0.7	+0.7	-0.6	+0.6	ns	2)3)4)5)
DQS output access time from CK/ $\overline{\text{CK}}$	$t_{DQSCK}$	-0.6	+0.6	-0.5	+0.5	ns	2)3)4)5)
CK high-level width	$t_{CH}$	0.45	0.55	0.45	0.55	$t_{CK}$	2)3)4)5)
CK low-level width	$t_{CL}$	0.45	0.55	0.45	0.55	$t_{CK}$	2)3)4)5)
Clock Half Period	$t_{HP}$	min. ( $t_{CL}$ , $t_{CH}$ )		min. ( $t_{CL}$ , $t_{CH}$ )		ns	2)3)4)5)
Clock cycle time	$t_{CK}$	6	12	5	12	ns	CL = 3.0 2)3)4)5)
		6	12	6	12	ns	CL = 2.5 2)3)4)5)
		7.5	12	7.5	12	ns	CL = 2.0 2)3)4)5)
DQ and DM input hold time	$t_{DH}$	0.45	—	0.4	—	ns	2)3)4)5)
DQ and DM input setup time	$t_{DS}$	0.45	—	0.4	—	ns	2)3)4)5)
Control and Addr. input pulse width (each input)	$t_{IPW}$	2.2	—	2.2	—	ns	2)3)4)5)6)
DQ and DM input pulse width (each input)	$t_{DIPW}$	1.75	—	1.75	—	ns	2)3)4)5)6)
Data-out high-impedance time from CK/ $\overline{\text{CK}}$	$t_{HZ}$	-0.7	+0.7	-0.6	+0.6	ns	2)3)4)5)7)
Data-out low-impedance time from CK/ $\overline{\text{CK}}$	$t_{LZ}$	-0.7	+0.7	-0.6	+0.6	ns	2)3)4)5)7)
Write command to 1 <sup>st</sup> DQS latching transition	$t_{DQSS}$	0.75	1.25	0.75	1.25	$t_{CK}$	2)3)4)5)
DQS-DQ skew (DQS and associated DQ signals)	$t_{DQSQ}$	—	+0.45	—	+0.40	ns	TSOPII 2)3)4)5)
Data hold skew factor	$t_{QHS}$	—	+0.55	—	+0.50	ns	TSOPII 2)3)4)5)
DQ/DQS output hold time	$t_{QH}$	$t_{HP} - t_{QHS}$	—	$t_{HP} - t_{QHS}$	—	ns	2)3)4)5)
DQS input low (high) pulse width (write cycle)	$t_{DQSL,H}$	0.35	—	0.35	—	$t_{CK}$	2)3)4)5)
DQS falling edge to CK setup time (write cycle)	$t_{DSS}$	0.2	—	0.2	—	$t_{CK}$	2)3)4)5)
DQS falling edge hold time from CK (write cycle)	$t_{DSH}$	0.2	—	0.2	—	$t_{CK}$	2)3)4)5)
Mode register set command cycle time	$t_{MRD}$	2	—	2	—	$t_{CK}$	2)3)4)5)
Write preamble setup time	$t_{WPRES}$	0	—	0	—	ns	2)3)4)5)8)
Write postamble	$t_{WPST}$	0.40	0.60	0.40	0.60	$t_{CK}$	2)3)4)5)9)
Write preamble	$t_{WPRE}$	0.25	—	0.25	—	$t_{CK}$	2)3)4)5)

Electrical Characteristics

Table 10 AC Timing - Absolute Specifications -6/-5 (cont'd)

Parameter	Symbol	-6		-5		Unit	Note/ Test Condition <sup>1)</sup>
		DDR333		DDR400B			
		Min.	Max.	Min.	Max.		
Address and control input setup time	$t_{IS}$	0.75	—	0.6	—	ns	fast slew rate 3)4)5)6)10)
		0.8	—	0.7	—	ns	slow slew rate 3)4)5)6)10)
Address and control input hold time	$t_{IH}$	0.75	—	0.6	—	ns	fast slew rate 3)4)5)6)10)
		0.8	—	0.7	—	ns	slow slew rate 3)4)5)6)10)
Read preamble	$t_{RPRE}$	0.9	1.1	0.9	1.1	$t_{CK}$	2)3)4)5)
Read postamble	$t_{RPST}$	0.40	0.60	0.40	0.60	$t_{CK}$	2)3)4)5)
Active to Precharge command	$t_{RAS}$	42	70E+3	40	70E+3	ns	2)3)4)5)
Active to Active/Auto-refresh command period	$t_{RC}$	60	—	55	—	ns	2)3)4)5)
Auto-refresh to Active/Auto-refresh command period	$t_{RFC}$	72	—	65	—	ns	2)3)4)5)
Active to Read or Write delay	$t_{RCD}$	18	—	15	—	ns	2)3)4)5)
Precharge command period	$t_{RP}$	18	—	15	—	ns	2)3)4)5)
Active to Autoprecharge delay	$t_{RAP}$	18	—	15	—	ns	2)3)4)5)
Active bank A to Active bank B command	$t_{RRD}$	12	—	10	—	ns	2)3)4)5)
Write recovery time	$t_{WR}$	15	—	15	—	ns	2)3)4)5)
Auto precharge write recovery + precharge time	$t_{DAL}$					$t_{CK}$	2)3)4)5)11)
Internal write to read command delay	$t_{WTR}$	1	—	1	—	$t_{CK}$	2)3)4)5)
Exit self-refresh to non-read command	$t_{XSNR}$	75	—	75	—	ns	2)3)4)5)
Exit self-refresh to read command	$t_{XSRD}$	200	—	200	—	$t_{CK}$	2)3)4)5)
Average Periodic Refresh Interval	$t_{REFI}$	—	7.8	—	7.8	$\mu s$	2)3)4)5)12)

- 1)  $0\text{ }^{\circ}\text{C} \leq T_A \leq 70\text{ }^{\circ}\text{C}$ ;  $V_{DDQ} = 2.5\text{ V} \pm 0.2\text{ V}$ ,  $V_{DD} = +2.5\text{ V} \pm 0.2\text{ V}$  (DDR333);  $V_{DDQ} = 2.6\text{ V} \pm 0.1\text{ V}$ ,  $V_{DD} = +2.6\text{ V} \pm 0.1\text{ V}$  (DDR400)
- 2) Input slew rate  $\geq 1\text{ V/ns}$  for DDR400, DDR333
- 3) The CK/ $\overline{\text{CK}}$  input reference level (for timing reference to CK/ $\overline{\text{CK}}$ ) is the point at which CK and  $\overline{\text{CK}}$  cross: the input reference level for signals other than CK/ $\overline{\text{CK}}$ , is  $V_{REF}$ . CK/ $\overline{\text{CK}}$  slew rate are  $\geq 1.0\text{ V/ns}$ .
- 4) Inputs are not recognized as valid until  $V_{REF}$  stabilizes.
- 5) The Output timing reference level, as measured at the timing reference point indicated in AC Characteristics (note 3) is  $V_{TT}$ .
- 6) These parameters guarantee device timing, but they are not necessarily tested on each device.
- 7)  $t_{HZ}$  and  $t_{LZ}$  transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a specific voltage level, but specify when the device is no longer driving (HZ), or begins driving (LZ).
- 8) The specific requirement is that DQS be valid (HIGH, LOW, or some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from Hi-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on  $t_{DQSS}$ .

---

**Electrical Characteristics**

- 9) The maximum limit for this parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
- 10) Fast slew rate  $\geq 1.0$  V/ns , slow slew rate  $\geq 0.5$  V/ns and  $< 1$  V/ns for command/address and CK &  $\overline{\text{CK}}$  slew rate  $> 1.0$  V/ns, measured between  $V_{\text{OH(ac)}}$  and  $V_{\text{OL(ac)}}$ .
- 11) For each of the terms, if not already an integer, round to the next highest integer.  $t_{\text{CK}}$  is equal to the actual system clock cycle time.
- 12) A maximum of eight Autorefresh commands can be posted to any given DDR SDRAM device.

## 4 SPD Contents

Table 11 SPD Codes for HYS64D64020[H/G]DL-5-B

Product Type		HYS64D64020GDL-5-B	HYS64D64020HDL-5-B
Organization		512 MB	512 MB
		×64	×64
		2 Ranks (×16)	2 Ranks (×16)
Label Code		PC3200S-3033-1	PC3200S-3033-1
	JEDEC SPD Revision	Rev 1.0	Rev 1.0
Byte#	Description	HEX	HEX
0	Programmed SPD Bytes in E2PROM	80	80
1	Total number of Bytes in E2PROM	08	08
2	Memory Type (DDR = 07h)	07	07
3	Number of Row Addresses	0D	0D
4	Number of Column Addresses	0A	0A
5	Number of DIMM Ranks	02	02
6	Data Width (LSB)	40	40
7	Data Width (MSB)	00	00
8	Interface Voltage Levels	04	04
9	$t_{CK}$ @ $CL_{max}$ (Byte 18) [ns]	50	50
10	$t_{AC}$ SDRAM @ $CL_{max}$ (Byte 18) [ns]	50	50
11	Error Correction Support	00	00
12	Refresh Rate	82	82
13	Primary SDRAM Width	10	10
14	Error Checking SDRAM Width	00	00
15	$t_{CCD}$ [cycles]	01	01
16	Burst Length Supported	0E	0E
17	Number of Banks on SDRAM Device	04	04
18	CAS Latency	1C	1C
19	CS Latency	01	01
20	Write Latency	02	02
21	DIMM Attributes	20	20
22	Component Attributes	C1	C1
23	$t_{CK}$ @ $CL_{max} - 0.5$ (Byte 18) [ns]	60	60
24	$t_{AC}$ SDRAM @ $CL_{max} - 0.5$ [ns]	50	50
25	$t_{CK}$ @ $CL_{max} - 1$ (Byte 18) [ns]	75	75
26	$t_{AC}$ SDRAM @ $CL_{max} - 1$ [ns]	50	50
27	$t_{RPmin}$ [ns]	3C	3C
28	$t_{RRDmin}$ [ns]	28	28
29	$t_{RCDmin}$ [ns]	3C	3C
30	$t_{RASmin}$ [ns]	28	28
31	Module Density per Rank	40	40
32	$t_{AS}$ , $t_{CS}$ [ns]	60	60
33	$t_{AH}$ , $t_{CH}$ [ns]	60	60

Table 11 SPD Codes for HYS64D64020[H/G]DL-5-B

Product Type		HYS64D64020GDL-5-B	HYS64D64020HDL-5-B
Organization		512 MB	512 MB
		×64	×64
		2 Ranks (×16)	2 Ranks (×16)
Label Code		PC3200S-3033-1	PC3200S-3033-1
JEDEC SPD Revision		Rev 1.0	Rev 1.0
Byte#	Description	HEX	HEX
34	$t_{DS}$ [ns]	40	40
35	$t_{DH}$ [ns]	40	40
36 - 40	not used	00	00
41	$t_{RCmin}$ [ns]	37	37
42	$t_{RFCmin}$ [ns]	41	41
43	$t_{CKmax}$ [ns]	28	28
44	$t_{DQSQmax}$ [ns]	28	28
45	$t_{QHSmax}$ [ns]	50	50
46	not used	00	00
47	DIMM PCB Height	01	01
48 - 61	not used	00	00
62	SPD Revision	10	10
63	Checksum of Byte 0-62	17	17
64	JEDEC ID Code of Infineon (1)	C1	C1
65 - 71	JEDEC ID Code of Infineon (2 - 8)	00	00
72	Module Manufacturer Location	xx	xx
73	Part Number, Char 1	36	36
74	Part Number, Char 2	34	34
75	Part Number, Char 3	44	44
76	Part Number, Char 4	36	36
77	Part Number, Char 5	34	34
78	Part Number, Char 6	30	30
79	Part Number, Char 7	32	32
80	Part Number, Char 8	30	30
81	Part Number, Char 9	47	48
82	Part Number, Char 10	44	44
83	Part Number, Char 11	4C	4C
84	Part Number, Char 12	35	35
85	Part Number, Char 13	42	42
86	Part Number, Char 14	20	20
87	Part Number, Char 15	20	20
88	Part Number, Char 16	20	20
89	Part Number, Char 17	20	20
90	Part Number, Char 18	20	20
91	Module Revision Code	0x	0x

Table 11 SPD Codes for HYS64D64020[H/G]DL-5-B

Product Type		HYS64D64020GDL-5-B	HYS64D64020HDL-5-B
Organization		512 MB	512 MB
		×64	×64
		2 Ranks (×16)	2 Ranks (×16)
Label Code		PC3200S-3033-1	PC3200S-3033-1
JEDEC SPD Revision		Rev 1.0	Rev 1.0
Byte#	Description	HEX	HEX
92	Test Program Revision Code	xx	xx
93	Module Manufacturing Date Year	xx	xx
94	Module Manufacturing Date Week	xx	xx
95 - 98	Module Serial Number (1 - 4)	xx	xx
99 -127	not used	00	00

Table 12 SPD Codes for HYS64D64020[H/G]DL-6-B

Product Type		HYS64D64020GDL-6-B	HYS64D64020HDL-6-B
Organization		512 MB	512 MB
		×64	×64
		2 Ranks (×16)	2 Ranks (×16)
Label Code		PC2700S-2533-0	PC2700S-2533-0
JEDEC SPD Revision		Rev 0.0	Rev 0.0
Byte#	Description	HEX	HEX
0	Programmed SPD Bytes in E2PROM	80	80
1	Total number of Bytes in E2PROM	08	08
2	Memory Type (DDR = 07h)	07	07
3	Number of Row Addresses	0D	0D
4	Number of Column Addresses	0A	0A
5	Number of DIMM Ranks	02	02
6	Data Width (LSB)	40	40
7	Data Width (MSB)	00	00
8	Interface Voltage Levels	04	04
9	$t_{CK} @ CL_{max}$ (Byte 18) [ns]	60	60
10	$t_{AC}$ SDRAM @ $CL_{max}$ (Byte 18) [ns]	70	70
11	Error Correction Support	00	00
12	Refresh Rate	82	82
13	Primary SDRAM Width	10	10
14	Error Checking SDRAM Width	00	00
15	$t_{CCD}$ [cycles]	01	01
16	Burst Length Supported	0E	0E
17	Number of Banks on SDRAM Device	04	04
18	CAS Latency	0C	0C
19	CS Latency	01	01

Table 12 SPD Codes for HYS64D64020[H/G]DL-6-B

Product Type		HYS64D64020GDL-6-B	HYS64D64020HDL-6-B
Organization		512 MB	512 MB
		×64	×64
		2 Ranks (×16)	2 Ranks (×16)
Label Code		PC2700S-2533-0	PC2700S-2533-0
JEDEC SPD Revision		Rev 0.0	Rev 0.0
Byte#	Description	HEX	HEX
20	Write Latency	02	02
21	DIMM Attributes	20	20
22	Component Attributes	C1	C1
23	$t_{CK} @ CL_{max} -0.5$ (Byte 18) [ns]	75	75
24	$t_{AC}$ SDRAM @ $CL_{max} -0.5$ [ns]	70	70
25	$t_{CK} @ CL_{max} -1$ (Byte 18) [ns]	00	00
26	$t_{AC}$ SDRAM @ $CL_{max} -1$ [ns]	00	00
27	$t_{RPmin}$ [ns]	48	48
28	$t_{RRDmin}$ [ns]	30	30
29	$t_{RCDmin}$ [ns]	48	48
30	$t_{RASmin}$ [ns]	2A	2A
31	Module Density per Rank	40	40
32	$t_{AS}, t_{CS}$ [ns]	75	75
33	$t_{AH}, t_{CH}$ [ns]	75	75
34	$t_{DS}$ [ns]	45	45
35	$t_{DH}$ [ns]	45	45
36	not used	00	00
37	not used	00	00
38	not used	00	00
39	not used	00	00
40	not used	00	00
41	$t_{RCmin}$ [ns]	3C	3C
42	$t_{RFCmin}$ [ns]	48	48
43	$t_{CKmax}$ [ns]	30	30
44	$t_{DQSQmax}$ [ns]	2D	2D
45	$t_{QHSmax}$ [ns]	55	55
46	not used	00	00
47	DIMM PCB Height	00	00
48 - 61	not used	00	00
62	SPD Revision	00	00
63	Checksum of Byte 0-62	0A	0A
64	JEDEC ID Code of Infineon (1)	C1	C1
65 - 71	JEDEC ID Code of Infineon (2 - 8)	00	00
72	Module Manufacturer Location	xx	xx
73	Part Number, Char 1	36	36



Table 12 SPD Codes for HYS64D64020[H/G]DL-6-B

Product Type		HYS64D64020GDL-6-B	HYS64D64020HDL-6-B
Organization		512 MB	512 MB
		×64	×64
		2 Ranks (×16)	2 Ranks (×16)
Label Code		PC2700S-2533-0	PC2700S-2533-0
JEDEC SPD Revision		Rev 0.0	Rev 0.0
Byte#	Description	HEX	HEX
74	Part Number, Char 2	34	34
75	Part Number, Char 3	44	44
76	Part Number, Char 4	36	36
77	Part Number, Char 5	34	34
78	Part Number, Char 6	30	30
79	Part Number, Char 7	32	32
80	Part Number, Char 8	30	30
81	Part Number, Char 9	47	48
82	Part Number, Char 10	44	44
83	Part Number, Char 11	4C	4C
84	Part Number, Char 12	36	36
85	Part Number, Char 13	42	42
86	Part Number, Char 14	20	20
87	Part Number, Char 15	20	20
88	Part Number, Char 16	20	20
89	Part Number, Char 17	20	20
90	Part Number, Char 18	20	20
91	Module Revision Code	0x	0x
92	Test Program Revision Code	xx	xx
93	Module Manufacturing Date Year	xx	xx
94	Module Manufacturing Date Week	xx	xx
95 - 98	Module Serial Number (1 - 4)	xx	xx
99 - 127	not used	00	00

5 Package Outlines




Figure 3 Package Outlines – Raw Card A DDR-SDRAM SO-DIMM HYS64D64020[H/G]DL-[5/6]-B

[www.infineon.com](http://www.infineon.com)